

United States Patent and Trademark Office

What I

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO		
10/749,836	12/30/2003	Sang-Hee Kang	51876P559	9426		
8791	7590 09/05/2006		EXAM	EXAMINER		
	SOKOLOFF TAYLOR	LE, THON	LE, THONG QUOC			
12400 WILS	SHIRE BOULEVARD FLOOR	ART UNIT	PAPER NUMBER			
	LES, CA 90025-1030					
		DATE MAILED: 09/05/2006				

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	1	Applicant(s)	
		10/749,836		KANG, SANG-HEE	
	Office Action Summary	Examiner		Art Unit	
		Thong Q. Le		2827	
Period fo	The MAILING DATE of this communication ap		sheet with the co	respondence ad	ldress
A SHOWHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLICHEVER IS LONGER, FROM THE MAILING Insions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. In period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statutively received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS CC 136(a). In no event, howe will apply and will expire the cause the application to	OMMUNICATION. Ever, may a reply be timely SIX (6) MONTHS from the become ABANDONED	y filed e mailing date of this c (35 U.S.C. § 133).	
Status					
2a)⊠	Responsive to communication(s) filed on 16 M. This action is FINAL . 2b) This Since this application is in condition for allowed closed in accordance with the practice under	s action is non-fina ance except for for	mal matters, prose		e merits is
Dispositi	on of Claims				•
5)□ 6)⊠ 7)⊠	Claim(s) 1-20 is/are pending in the application 4a) Of the above claim(s) is/are withdra Claim(s) is/are allowed. Claim(s) 1-3,19 and 20 is/are rejected. Claim(s) 4-18 is/are objected to. Claim(s) are subject to restriction and/or	awn from considera			
Applicati	on Papers				
10)⊠	The specification is objected to by the Examin The drawing(s) filed on 16 May 2005 is/are: a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the E) accepted or by a drawing(s) be held ction is required if the	in abeyance. See 3 e drawing(s) is objec	37 CFR 1.85(a). cted to. See 37 Cl	
Priority u	ınder 35 U.S.C. § 119				
12)⊠ <i>a</i>)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureasee the attached detailed Office action for a list	nts have been rece nts have been rece prity documents ha nu (PCT Rule 17.2	ived. ived in Application ive been received (a)).	n No in this National	Stage
Attachmen	t(s)				
1) Notic 2) Notic 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 r No(s)/Mail Date	5) 🔲	Interview Summary (P Paper No(s)/Mail Date Notice of Informal Pate Other:	· ·	O-152)

DETAILED ACTION

- 1. Amendment filed on 05/16/2005 has been entered.
- 2. Claims 1-20 are presented for examination.

Drawings

3. The drawings were received on 05/16/2005. These drawings are Figures 2-9.

Response to Arguments

- 4. The mess of number of application cause the applicant has been received an improper action.
- 5. Applicant's request for reconsideration of the last Office action is persuasive and, therefore, the last action is withdrawn.
- 6. Applicant's arguments filed 09/08/2005 have been fully considered but they are not persuasive.

Applicant argues "Figure 1 of AAPA does not illustrate any device that corresponds to repair address comparator 700 of the claimed invention" is improper. The prior art teach 10_1 is a repair address comparator instead of 700 in Figure 12. The device 10_1 is shown in Figure 2 and Figure 5 with output is HITZ<0> indicated for output AED_FUSE in Figure 12 of present invention.

Applicant argues that "AAPA does not teach, disclose or suggest a repair circuit controller in response to a delayed control signal output from the comparator delay modeling block for generating one of a repair address enable signal and a normal address enable signal based on a comparison result of an address comparator" is

Application/Control Number: 10/749,836

Art Unit: 2827

improper. As shown in prior art Figure 1 and Figure 9, Figure 9 is a comparator delay modeling block generates enable signals AED1 and AED2 and one of these signals is applied to repair circuit controller as shown in Figure 1, (AED).

As described the applicant's argument is improper. Therefore the last rejection still stands.

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- 8. Claims 1-3, 19-20 are rejected under 35 U.S.C. 102(a) as being anticipated by Applicant Admitted Prior Art (AAPA).

Regarding claim 1, AAPA discloses a semiconductor device (Figure 1) for comparing an input address with a stored repair address, comprising:

a signal controller (50) for generating control signals including enable signal (Figure 1, AE);

an address latch unit (40) in response to the control signals for latching the input address;

N number of M-bit address comparators (10), each enabled by the enable signal for comparing the input address with the stored repair address;

Application/Control Number: 10/749,836

Art Unit: 2827

a comparator delay modeling block (Figure 9) delaying the enable signal a predetermined time ([0027]); and

a repair circuit controller (60) in response to the delayed control signal output from the comparator delay modeling block for generating one of repair address enable signal and a normal address enable signal (Figure 1,8,RED_ENABLE, NORMAL ENABLE) based on a comparison result of an address comparator.

Regarding claims 2-3, AAPA discloses a comparator initialization unit (Figure 1,10) for generating an reset signal to enable and initialize the number of N number of M-bit address comparators, and wherein each of the M-bit address comparators includes a fuse enabling means (Figure 2, 11_1) for receiving the reset signal (Figure2, FUSE_RESET) to output a fuse enabling signal (Figure2, FUSE_ENABLE) in response to whether an enabling fuse included in the fuse enabling means blown out or not; plurality of unit repair address comparing means (11_2) for respectively comparing each bit of the input address which latched the address latching means with each the stored repair address which stored repair address comparing means; signal combination means (Figure 2, 12) for signal address outputting a repair signal (Figure5, HITZ) response to results of the plurality of unit repair comparing means, wherein the signal combination means enabled by the fuse enabling signal.

Regarding claims 19, AAPA discloses a semiconductor device (Figure 1) comparing an input address with a stored repair address, comprising:

a signal controller for generating control signals (50);

Application/Control Number: 10/749,836

Art Unit: 2827

an address latch unit (40) in response to the control signals for latching the input address;

N number of M-bit address comparators (10), each comparing the input address with the stored repair address;

a comparator delay modeling block (Figure 9) delaying the control signal a predetermined time ([0026]); and

a repair circuit controller (60) in response to the delayed control signal (Figure 1, AED) output from the comparator delay modeling block for generating one of repair address enable signal (Figures 1,8, RED_ENABLE) and a normal address enable signal (Figures1,8, NORMAL_ENABLE) based on a comparison result of an address comparator.

Regarding claim 20, AAPA discloses a comparator initialization unit (Figure 1,20) for generating an enable signal enable initialize an number of N number of M-bit address comparators.

Allowable Subject Matter

- 9. Claims 4-18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 10. Claims 4-18 include allowable subject matter since the prior art made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations. Applicant Admitted Prior Art (AAPA), and Hiraki et al. (U.S. Patent

Art Unit: 2827

No. 6,449,197), Nakahara et al. (U.S. Patent No. 6,496,431), and others, does not teach the claimed invention having a fuse enabling means includes a first transmission gate for outputting the enabling signal as the fuse enabling signal by turning on when the enable fuse is blown out; and a second transmission gate for outputting the supplied signal between the enable fuse and the second MOS transistor as the fuse enabling signal by turning on when the enable fuse not blown out, wherein the first and the second transmission gates are controlled by output signals from the first and the second inverters.

Conclusion⁻

10. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2827

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thong Q. Le whose telephone number is 571-272-1783. The examiner can normally be reached on 8:00am-5:00pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zarabian Amir can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Thong Q. Le Primary Examiner

Art Unit 2827